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A B S T R A C T
During the last two decades, the topic of the Internet of Things
(IoT) has become very popular. It provides an idea that every-
thing in the real world should be connected with the internet
in the future. Integrating sensors into small wireless networked
nodes is a huge challenge due to the low power/energy bud-
get in wireless sensor systems. An integrated sensor normally
consumes significant power and has complex design which in-
creases the cost. The core part of the sensor is the sensor interface
which consumes major power especially for a capacitor-based
sensor.
Capacitive sensors and voltage sensors are two frequently
used sensor types in the wireless sensor family. Capacitive sen-
sors, that transform capacitance values into digital outputs, can
be used in areas such as biomedical, environmental, and mobile
applications. Voltage sensors are also widely used in many mod-
ern areas such as Energy Harvesting (EH) systems. Both of these
sensors may make use of sensor interfaces to transform a mea-
sured analogue signal into a frequency output or a digital code
for use in a digital system. Existing sensor interfaces normally
use complex analog-to-digital converter (ADC) techniques that
consume high power and suffers from slow sensing response.
This thesis proposes a smart all-digital dual-use capacitor-
based sensor interface called charge to digital converter (QDC).
This QDC is capable of not only sensing capacitance but also
sensing voltages by using fully digital solutions based on iter-
ative delay chain discharge. Unlike the conventional methods
vii
that only treats the sensed capacitance only as the input signal,
this thesis proposes a method that can directly use the stored
energy from the sensed capacitance as well to power parts of
the circuit, which simplifies the design and saves power. By
playing with the capacitance and input voltage, it can be used
as a capacitance-to-digital converter (CDC) to sense capacitance
under fixed input voltage and it also can be used as a capacitor-
based voltage sensor interface to measure voltage level under
fixed capacitance. The new method achieves the same accuracy
with less than half the circuit size, and 25% and 33% savings on
power and energy consumption compared with the state of art
benchmark. The method has been validated by experimenting
with a chip fabricated in 350nm process, in addition to extensive
simulation analysis.
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I N T R O D U C T I O N
1.1 motivation
The term Internet of Things (IoT) was initially proposed by Kevin
Ashton in 1999 [5]. The basic concept of IoT is that every object in
the real world can be connected together with the internet [72].
Many people believe that building a smart world is the goal for
the near future, where the world itself will be covered by sensing
and actuation [70]. During the last two decades, the research on
IoT has been developed tremendously [80, 31, 56]. The dream of
a smart world is becoming closer. Nowadays, for instance, home
automation develops fast to provides a more convenient life
style for people than before [26]; Many buildings have sensors
to save power [11, 83, 70]; Mobile phones with sensors help
people achieve things that was not possible before [14]; Wearable
devices in healthcare monitor people’s body conditions in real
time [45, 44]. However, all of these are still at early stages of
development and are not qualified enough to build a smart
world [70]. One important issue is the degree of the density of
sensing coverage. In the world of IoT, the density of sensing
coverage should be way higher than today [70].
The wireless sensor network (WSN) is one of the foundational
technology for IoT [80]. The wireless sensor plays a vital role as a
bridge connecting the physical world and the information world
[72]. The increasing density of sensing for IoT means more power
2
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consumption and cost on WSN in total. Integrating sensors into
small wireless networked nodes thus becomes a huge challenge
due to the low power/energy budget in wireless sensor systems
[32]. The integrated sensor normally consumes significant power
and has complex design which increases the cost.
Sensors, as a key part of the WSN, are hot topics in industrial
and research fields [36, 3, 41, 13]. A sensor is a device which
can detect a physical parameter (e.g., humidity, temperature,
pressure, voltage, etc.) from a target and then output a digi-
tal or other desired signal corresponding to and representing
this parameter to fulfil requirements such as data transmission,
processing, storage, recording and controlling [6].
The capacitive sensor is one of the widely used types in
the sensor family [17, 75]. Capacitive sensors are a solution of
sensing and measuring many different types of quantities [6]
because a large number of physical quantities can be made
to charge a capacitor so that this charge reflects the value of
the parameter [81]. Unlike other sensors, capacitive sensors
can detect both conductive and non-conductive materials [58,
74]. Moreover, capacitive sensors tend to consume lower power
compared to others so the battery life for small portable products
may last for a very long time [6].
The voltage sensor is also a very important type of sensors
in many applications [84, 76, 68]. A voltage sensor can detect
and/or measure voltages and transform them into efficient out-
put signals in order to monitor or control the voltage of an
equipment or a system. For example, in Energy Harvesting sys-
tems, voltage levels are monitored during energy accumulation.
Based on the different voltage levels, different tuning mecha-
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Sensor interface
  Digital System
External Sensor
Figure 1.1: Basic sensing system
nism are used to achieve greater energy accumulation efficiency
[81].
Both of the above types of sensors may need sensor interfaces
[39, 46]. Fig. 1.1 shows a simple basic sensing system. A sen-
sor interface is used to transform a measured analogue signal
(e.g., capacitance, voltage level) from an external sensor into a
frequency output or a digital code [85] for use in a digital sys-
tem e.g., a microcontroller. Typically, sensor interface requires
complex analogue circuits, e.g., amplifiers and analog-to-digital
converter (ADC), which increase design complexities and often
require additional power consumption [32, 81]. An all-digital
converter will significantly reduce the power consumption com-
paring with the conventional converters. The development of the
digital converter will be shown in the literature review below.
The sensor interface in a capacitive sensor is typically realized
with a capacitance-to-digital converter (CDC) , which converts
a sensed capacitance value to a digital code. A CDC can be
implemented with a charge-to-digital converter (QDC), which
converts the amount of charge on a capacitor to a digital code.
On the other hand, a QDC can also be used in other sensing
applications unrelated to capacitance sensing where it does not
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serve as a CDC , and a CDC can also be implemented with other
non-QDC methods. The distinction between CDC and QDC is an
important concept throughout this thesis.
1.2 thesis contribution
The aim of this thesis is to present a power efficient QDC that can
be used in both capacitive sensing and voltage sensing systems.
The following contributions are made as a result of this research
work.
• An all-digital capacitor-based QDC is proposed. This QDC
is capable of not only sensing capacitance but also sensing
voltages by using fully digital solutions based on iterative
delay chain discharge. Unlike the conventional methods
that only treats the sensed capacitance only as the input
signal, this thesis proposes a method that can also directly
use the stored energy from the sensed capacitance to power
parts of the circuit, which simplifies the design and saves
power. By playing with the capacitance and input voltage,
it can be used as a CDC to sense capacitance under fixed
input voltage and also can be used as a capacitor-based
voltage sensor to measure voltage level under fixed ca-
pacitance. The all-digital design results in low power, low
energy consumption, fast response time, high resolution
and low system complexity compared to other CDCs and
QDCs.
• A test chip consisting of the all-digital QDC was fabricated
and used in experimental tests for validation purposes, in
addition to extensive simulation analysis.
1.3 publications 6
1.3 publications
The published paper can be seen as following:
1. Y. Xu, D. Shang, F. Xia and A. Yakovlev, A smart all-digital
charge to digital converter, 2016 IEEE International Confer-
ence on Electronics, Circuits and Systems (ICECS), Monte
Carlo, 2016, pp. 668-671. doi: 10.1109/ICECS.2016.7841290
2. D. Shang, Y. Xu, K. Gao, F. Xia and A. Yakovlev, Low
power voltage sensing through capacitance to digital conversion,
2016 IEEE 19th International Symposium on Design and
Diagnostics of Electronic Circuits and Systems (DDECS),
Kosice, 2016, pp. 1-6. doi: 10.1109/DDECS.2016.7482476
3. K. Gao, Y. Xu, D. Shang, F. Xia and A. Yakovlev, Wideband
dynamic voltage sensing mechanism for EH systems, 2015 25th
International Workshop on Power and Timing Modeling,
Optimization and Simulation (PATMOS), Salvador, 2015,
pp. 185-192. doi: 10.1109/PATMOS.2015.7347605
4. D. Shang, O. Benafa, F. Xia, Y. Xu and A. Yakovlev, An
elastic timer for wide dynamic working range, 2015 IEEE
13th International New Circuits and Systems Conference
(NEWCAS), Grenoble, 2015, pp. 1-4. doi: 10.1109/NEW-
CAS.2015.7182004
1.4 organization of thesis
This thesis is organized into six chapters, as shown in Fig. 1.2.
Their contents are described as followed:
Chapter 1 "Introduction": introduce the motivations, contribu-
tions,publications and organization of this thesis.
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Chapter 2 "Background and Literature Review": This chapter
provides a background knowledge of capacitive sensors and
their applications. subsequently, it presents a coherent overview
of existing approaches for sensor interfaces including ADC-based
CDC, and Frequency/time-based CDC. Moreover, it shows the ex-
isting voltage sensing technologies. It also studies the operation
of capacitor discharging through a ring oscillator. In addition,
the characteristic of metastability and its solution is introduced.
In the end, it discusses the existing QDC with their advantages
and disadvantages.
Chapter 3 "General theory of Digital Discharge QDC": This
chapter presents the design process from a simple RC discharg-
ing circuit to an iterative delay chain discharge method which
can form the foundation for QDC. The mechanism and algorithm
behind these methodologies are explained. It also studies the ca-
pacitance to digital discharge progress.The mathematical theory
shows that the proposed design can not only sense capacitance
under fixed input voltage but also can sense voltage under fixed
input capacitor.
Chapter 4 "Design and Implementation": In this chapter, a de-
tailed QDC design which contains six blocks is provided. Firstly,
it presents the asynchronous implementation of the design. Then
the functions of each block are explained with the circuit designs
and timing diagrams in detail.
Chapter 5 "Experimental Results and Validations": This chap-
ter firstly presents the simulation results in terms of power
consumption, total energy, response time, output codes. A sum-
mary of the measured results of the QDC will be presented in
a table and compared to the state of art benchmark. Then the
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fabricated chip and its test platform is showed. Finally, the chip
performance is discussed based on the tested results.
Chapter 6 "Conclusions and Future Work": This chapter sum-
marizes the contributions of the thesis and includes a critical
review of this research as well as the prospective future work.











Conclusion and Future Work
Figure 1.2: Thesis orginization.
2
B A C K G R O U N D A N D L I T E R AT U R E R E V I E W
2.1 introduction
Section 2.2 will show an overview of capacitive sensing includ-
ing the characteristics of capacitors and applications of capac-
itive sensors. The capacitance-to-digital converter (CDC) will
thereafter be presented in section 2.3. This section will start by
introducing how a CDC is used in a capacitive sensing system
as well as the main types of the CDC. After that, the detailed
methodologies of modern CDCs will be presented with their
advantages and disadvantages discussed. In section 2.4, the
principle of voltage sensing will be presented by giving some
examples of the existing voltage sensing techniques. Section 2.5
will introduce the principles of the charge-to-digital conversion
system. In section 2.6, the principle of capacitor discharging
through a ring oscillator will be presented. The final section of
this chapter, section 2.7 will explore the definition of metastabil-
ity and the mutual exclusion (MUTEX) element.
10
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2.2 capacitive sensing
2.2.1 Capacitors






c is the capacitance in farads (F),
εr is a dielectric constant of the material between the two plates,
ε0 is permittivity of free space and is equal to 8.85× 1012 F/m,
a is the area of each plate in m2 and
d is the distance between two plates.
According to the Eq. 2.1, except ε0 which is a constant, the
rest three parameters: εr, A and d become the factors that change
the characteristics of a capacitor. In other word, the functions of
different capacitive sensors are determined by varying any of
these three parameters.
2.2.2 Capacitive Sensors
A large number of capacitive sensors with different functions
have been developed [4, 18, 16, 34, 55]. Some typical applications
of capacitive sensors are shown below:
Proximity Sensor: A capacitive proximity sensor is a type of
sensors that can provide non-contact detection of nearby ob-
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jects. Unlike inductive proximity sensors which can only detect
metal objectives, capacitive proximity sensors can detect not
only electrically conductive, but also non-conductive objects
such as glass, plastics, paper and so on [58, 74]. The key parts
of a typical capacitive proximity sensor is a capacitive probe,
an oscillator and a controller unit. When a target gets near the
capacitive probe, the electric field around the capacitor changes.
This results in a change of the oscillator frequency. It is then
detected and sent to controller unit [58, 74]. Because there is
no direct contact between a capacitive proximity sensor and a
sensed object, it is very reliable and has long functional life [74].
Humidity Sensor: Humidity plays an important role in many
areas such as manufacture industry, agriculture, comfortability
of daily life and so on [71]. For a capacitive humidity sensor, the
dielectric constant of material εr, in this case, air, is influenced
by humidity. According to Eq. 2.1, the value of a capacitance is
in direct proportion of εr[74]. Basically, when temperature goes
higher, the air holds more moisture. The dielectric between two
plates in the capacitor then collects more moisture, which causes
the change of εr and results in the change of capacitance [85].
Liquid level sensor: Liquid level sensors are widely used to
monitor the liquid volume in industry and medical field [27]. In
a capacitance, the dielectric constant changes when the device
occupies different levels of liquid because the relative permittiv-
ity of liquid and air are different. When the plates start to fill
with liquid, more and more space, in other words, the dielectric,
between the two plates will be filled by liquid as well. The ca-
pacitance will then increase because liquid has more ability to
hold electric charge than air [74, 20].
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Computer
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Figure 2.1: CDC-based Capacitive sensing system
Table 2.1 shows a case study of how capacitive sensors are
used in our daily life in terms of its working environment,
description and sensor type, and receptively.
2.3 capacitance to digital converter
In the modern capacitive sensor interface technologies, stan-
dardized and easy to read output are two main goals leading
the research direction [50]. In capacitive sensor design, a CDC is
commonly used as a sensor interface.
Fig. 2.1 shows a typical CDC-based capacitive sensing system.
Mainly, it includes three different sections. These are a conduc-
tive pad, a CDC section and a data transmission section. The
conductive pad normally can be either a simple piece of metal,
or a conductive trace on a printed circuit board (PCB). The CDC
section includes a capacitance to digital converter. The data
transmission section contains an interface such as a USB and is
managed by a microcontroller.
Let us take a proximity sensor as an example. When the object
is at a detectable distance from the conductive pad, it produces
a capacitance and refers to CDC. The CDC then converts the ca-
pacitance to digital output. Then the output signal from CDC
transmits to microcontroller to process the digital data. At last,
these data are sent to computer through USB. When the tar-
get moves towards or away from the capacitive pad within an
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Figure 2.2: Two different types of CDCs (a) CDC based on ADC mod-
ulation; (b) CDC based on frequency/time modulation
effective range, the capacitance changes because electric fields
between the target and conductive pad changes. Then the capac-
itive sensor repeats the above steps and generates new output
data.
Fig. 2.2 shows two general types of CDCs based on different
modulations. Conventional CDCs are based on an analog-to-
digital converter (ADC), which contains ADC-related techniques,
as shown in Fig. 2.2(a). They convert capacitance to electrical
signals and measured with ADCs. The other type of CDCs uses
Frequence/Time modulations, as shown in Fig. 2.2(b). They
transform capacitance into frequencies or periods and often
measure with time-to-digital converters (TDCs).
2.3.1 ADC-related CDC
The ADC-baesd CDC technique is unrelated to the proposed
design in this thesis. Hence, only a short review are presented.
Fig. 2.3(a) shows a ADC-based CDC that transform the sen-
sor capacitance Cs into a output analog voltage Vo by using a
capacitance-to-voltage converter (CVC). Vo then is digitized via
an ADC [23, 79].



















Figure 2.3: ADC-based CDC
Another ADC-related CDC is called a successive-approximation
CDC [54, 30], which is shown in Fig. 2.3(b). Cs represents sen-
sor capacitance. Cr is a reference capacitance implemented in a
capacitive digital-to-analog converter (CDAC). The comparator
compares the capacitance values Cs and Cr. A successive approx-
imation (SAR) is a commonly used technique in an ADC, which
can also implements in an CDC. According to the results of the
comparison, the SAR keeps sending different digital outputs to
CDAC to get different Cr until the values of Cs and Cr matches
with each other.
There are some advantages of ADC-based CDCs. ADC tech-
niques are very mature with several modulations such as
Discrete-Time ∆Σ modulation [52], Continuous-Time ∆Σ mod-
ulation [48], SAR modulation [54], etc. It is very convenient to
design CDCs with these existing modulations. However, the ADC










Figure 2.4: Digital waveform
consumes external power and increases the complexity which
may lead to high power consumption, slow response time.
2.3.2 Frequency/Time-based CDC
This section introduces some examples of frequency/time based
CDCs. Fig. 2.4 shows some basic definition in a digital waveform
which is related to the work below. The period refers to the
duration time taken to complete one cycle in a repeating event.
The frequency is the number of repeating cycles in a unit of
time, which can be expressed as 1/period. The pulse width is the
duration time for a pulse to maintain it’s maximum amplitude
[9]. The CDCs shown in this section are all based on the theory
that the sensed capacitors are in a relation of these factors.
2.3.2.1 Period Modulation-based CDC
Fig. 2.5 shows a typical period modulation based CDC. It uses
relaxation oscillators [78] that converts the sensed capacitance to
a period time. First, ϕ1 sets to on and ϕ2 sets to off, , as is shown
in Fig 2.5(a). The sensed capacitance Cx is charged because it
is connected between Vdd and a mid-supply common-mode
reference Vcm. Then ϕ1 sets to off and ϕ2 sets to on, ,as is shown















































Figure 2.5: Period modulation:(a) ϕ1 on,ϕ2 off; (b) ϕ2 on,ϕ1 off [73]
in Fig 2.5(b). Cx is connected between Vss and the virtual ground
of an active integrator. The charge from Cx, which is Cx × Vdd,
is then transferred to an integrated capacitor Cint. This causes a
step up for the output of the integrator Vint. The charge from
Cint is then removed by a constant integration current Iint until
Vint returns to its original level. This is detected by a comparator
at the output of the integrator. The time interval Tmsm in Fig 2.6,
which is the time difference from the start of phase ϕ2 until Vint






This means Tmsm can be used to measure Cx. And by counting
the number of cycles of a faster reference clock during this





Figure 2.6: Period modulation associated waveforms
period by a digital counter or microcontroller, an output code is
then obtained [73, 28].
The advantage of this design is that it is operated asyn-
chronously which means it does not need a clock signal. The
input capacitance range can also be very large with high reso-
lution [73]. However, it needs a high quality amplifier to act as
an integrator and the constant current source design is a very
costly approach which makes the design more complicated.
2.3.2.2 Pulse width Modulation-based CDC
Fig. 2.7 shows the block diagram of a pulse width modulation
[86, 67] based CDC. As can be seen from Fig. 2.7(a), it includes
two CVCs and one voltage-to-pulse width converter (VPwC). The
sensed capacitors C1 and C2 are from a differential capacitive





















Figure 2.7: Structure of PW [2]
microsensor. ϕ1 and ϕ2 in Fig. 2.7(b) are two non-overlapping
clock phases which act as switches of the corresponding CVCs.
The top CVC generates an output voltage VOUT1 which is pro-
portional to the difference between C1 and C2 (i.e. C1-C2), while
the bottom CVC generates an output voltage VOUT2 which is
proportional to the sum of C1 and C2 (i.e. C1+C2). The VPwC
provides a pulse width which is proportional to the ratio of
VOUT1 and VOUT2 (i.e. VOUT1/VOUT2). This means by replacing
the value of VOUT1 and VOUT2 with C1 and C2, the output pulse
width is proportional to the ratio of the difference to the sum of
C1 and C2, which is shown below [2]:
τ ∝ C1 −C2
C1 +C2
(2.3)
The pulse width based CDC may minimize the sensitivity to
parasitic capacitances [12, 49, 2] with low power consumptions.





















Figure 2.8: Frequency based CDC [22]
However, the performance is affected by the stability of clock
signals which may affect the linearity.
2.3.2.3 Frequency modulation-based CDC
Fig. 2.8 shows a block digram of capacitance-to-frequency based
[8] CDC. The sensed capacitance Cs is charged and discharged
with two constant current sources Ic. The output voltage VOUT
decides the action of the switch. The hysteresis comparator
is designed with two comparators COMP1 and COMP2 with
different threshold voltages Vtr+ and Vtr−, which transform the
triangle voltage Vs on Cs into a square wave. The outputs of
COMP1 and COMP2 are then sent to a multiplexer MUX [43],
which has two inputs and a one output fed back to the strobe
terminal. Table 2.2 shows the truth table of the multiplexer.
If S=0, the output voltage VOUT only depends on the state of
input voltage VCOMP2 and if S=1, the output voltage VOUT only
depends on the state of the input voltage VCOMP1. In other
words, for Vs increasing, the output of the multiplexer is decided
by VCOMP2 and for Vs decreasing, it is decided by VCOMP1 [22].
The constant current sources are controlled by a bias voltage
Vb. Cs is charging when VOUT is low. On the other hand, it
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Table 2.2: Truth table of Multiplexer [43]
S COMP1 COMP2 VOUT
0 X 0 0(COMP2)
0 X 1 1(COMP2)
1 0 X 0(COMP1)









Figure 2.9: Structure of Iterative Delay-Chain Discharge based CDC
[32]
is discharging when which charges when VOUT is high. As a
result, the frequency of VOUT is a function of Cs. The output
frequency can be converted by digital codes with a time-to-
digital converter (TDC) and thus can be used as a CDC [22].
This design is suitable for low-voltage low-power capacitance
sensor application. However, it suffers from the stability of the
oscillator signal [1] and the design of constant current source
complicates the design.
2.3.2.4 Iterative Delay-Chain Discharge based CDC
Fig. 2.9 shows a basic structure of iterative Delay-Chain Dis-
charge based CDC that uses ring oscillators to transform sensor
capacitance into digital outputs. It is based on the theory that
when a ring oscillator (RO) [42] uses a charged capacitance as a
power supply, the number of RO cycles required to discharge the






























Figure 2.10: Iterative Delay-Chain Discharge based CDC [32]
capacitance to a fixed voltage varies linearly with the capacitance
value. This structure basically consists five parts: a capacitance
charging/discharging block, a ring oscillator, a reference delay
block, a delay comparator and a counter. The sensed capacitor
CSENSE is charged to VHIGH by turning the Precharge switch on.
After CSENSE is fully charged, the Precharge switch turns off. The
ring oscillator powered by VSENSE then starts oscillating. Dur-
ing the oscillation, the RO draws some charge from CSENSE and
gradually lowering VSENSE. As a result, the propagation delay
of RO increases gradually. The comparator compares its delay
with the reference delay. The counter counts the pulse number
of the RO until the propagation delay of RO become longer than
the reference delay and outputs the code DOUT [32].
Fig. 2.10 shows the detailed architecture of this CDC. The CDC
is built by two 16-stage inverter chains, three comparators, a
clock generator, a level shifter and three counters. The circuit is
powered by VLOW to save power, except the upper inverter chain.
In the first step, the precharge switch is on, VHIGH charges the ca-
pacitor. After CSENSE is fully charged, the precharge switch turns
off and the second step starts. The two inverter chains which
are supplied by VSENSE and VLOW respectively compare their
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propagation delay in three comparators. The middle comparator
compares their rising edges and the bottom comparator com-
pares their falling edges. After each comparison, the next edge
generator triggers the next discharge and delay comparison. The
level shifter converts VLOW to VHIGH [32].
As the upper inverter chain is powered by VSENSE from a
charged capacitor, which is not an unlimited power source,
VSENSE keeps decreasing because the oscillation in the upper
inverter chain drains the charge from CSENSE. The top compara-
tor, which takes a slightly delayed version of the reference delay,
decides when to pulse a Finish signal to stop the overall con-
version. The conversion stops when VSENSE becomes lower than
VLOW by some margin. The middle and bottom comparators
output pulses once only when the propagation delay of the top
inverter chain is longer than the bottom inverter chain. The top
two counters counts the number of pulses from comparators
and output digital codes DSUB1 and DSUB2. The bottom counter
counts the main oscillation triggering signal and output digital
codes Dmain [32].
Fig. 2.11 shows the waveform of this design. After the capac-
itance precharge finishes, the Sense signal goes high to trigger
the oscillation. Before VSENSE falls some margin below the level
of VLOW , the next edge generator keeps outputting pulses CKM.
The clock signals CK1 and CK2 from the bottom two compara-
tors pulse sporadically, due to noise, and more frequently as
VSENSE goes across VLOW . After the Finish from the top com-
















DSUB1(       )
DSUB2(       )
DMAIN(       )
Figure 2.11: Waveform of Iterative Delay-Chain Discharge based CDC
[32]
parator pulses, the oscillation stops. The final output code of
comparator outputs DOUT is then calculated as [32]:
DOUT = 2×DMAIN − (DSUB1 +DSUB2) (2.4)
The reason for using three comparators is to increase the ac-
curacy by averaging noise over many comparisons when VSENSE
is closed to VLOW . The number of comparisons is doubled by
comparing both rising and falling edges. By extending the os-
cillation to where VSENSE is lower than VLOW by some margin,
comparisons are performed through the whole noise region














Figure 2.12: Three scenarios [66]
around VLOW . Hence, the false ”VSENSE<VLOW” decisions above
VLOW and false ”VSENSE>VLOW ” decisions below VLOW are com-
pensated stochastically. By using the calculation method in Eq.
2.4, the output code DOUT becomes centred at the number of
exact counts from VHIGH to VLOW . Thus, the performance of
linearity is improved [32].
This design is fully digital, and transforms the sensed capaci-
tance directly into digital codes, which means it does not need
complex circuits, such as amplifiers and ADCs. Comparing to
conventional CDCs, it consumes less power. As the RO draws sen-
sor capacitance directly from CSENSE without a CVC, the input
capacitance range is only limited by the counter size. However,
there are still some disadvantages existed as following [66]:
Problem 1: Extra power/Energy for correction. There are three
comparators implemented in this design to improve the linear-
ity performance of output code corresponding to the sensor
capacitance by using Eq. 2.4 for correction. This results in extra
computation and more power/Energy consumption [66].
Problem 2: Accuracy. The errors may happen in the final results.
In theory, only one comparator and one counter are needed for
detecting the propagation delay when VSENSE goes from VHigh
down to VLOW and count the number of discharging iterations.
However, instead of stopping comparison immediately the mo-
ment VSENSE becomes lower than VLOW , it uses a complicated
method to introduce extra delays to let the comparison stop
after VSENSE becomes lower than VLOW by some margin to min-
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imize the error. One reason for this design is because of the
three scenarios shown in Fig. 2.12 when VSENSE discharges to
and close to VLOW . Signal(H) is the output signal of the top
inverter chain and Signal(L) is the output signal of the bottom
inverter chain in Fig. 2.10. Fig. 2.12(a) represents the state when
Signal(H) comes earlier than Signal(L); Fig. 2.12(b) represents
the state when Signal(H) and Signal(L) comes very closely; Fig.
2.12(c) represents the state when Signal(H) comes later than
Signal(L) [66].
However, even with three comparators and counters, and
the correction equation in Eq. 2.4, the signal in the comparator
may not be triggered if metastability (This will be explained in
section 2.7) happens in the scenario Fig. 2.12(b), which could
causes the missing of counts and affects the accuracy of the final
result [66].
2.3.3 Summary of existing CDC techniques
The above section discussed some existing CDC techniques. Each
technique has its own advantages and disadvantages in terms of
the trade-off among power consumption, resolution, capacitance
range, etc. Table. 2.3 concludes an overview of different CDC
techniques in terms of power consumption, capacitance range,
resolution, etc. based on other researchers’ review on the existing
CDC techniques.
2.4 voltage sensing
Voltage sensing is also a very important technique for many
applications [59, 24]. It transforms a sensed analog dc voltage






























































































































































































































































































































































































































































































































































































Figure 2.13: Single slope ADC [51]
into digital signals. This section introduces two techniques for
the voltage sensing.
2.4.1 Reference-based Voltage Sensing
The most commonly used voltage sensing technique is the ADC.
The ADC compares the input voltage Vin with a known reference
voltage Vref and generates a digital code corresponding to the
Vin [37, 19, 51, 24].
Fig. 2.13 shows a typical single slope ADC also known as an
integrating ADC. The integration starts when Vref inputs to the
integrator and outputs the integrated voltage Vint. Vint is then
compared against Vin by the comparator until Vint equals to
Vin. The time it takes during the comparison is then encoded.
The time encoded pulse then inputs to the counter as an enable
signal which triggers the counter to count to a digital value
which representing the time information. A digital control block
controls the operation of the ADC. It resets the integrator after
a set number of clock cycles elapse to make sure that there is
enough conversion time for the counter to count the highest
value which representing the full-scaled input voltage [51].
The disadvantage of the single slope ADC is that the accuracy
is dependant on the integrator. The accuracy of the integrator is
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also affected by the value of C and R. Even a slightly change of
these parameters will completely affect the results [51].
2.4.2 Reference-free Voltage Sensing
In the energy harvesting (EH) system, the harvested energy
may provide a low and unstable power supply. The introduced
dynamic voltage sensing mechanism can sense the unstable
voltage without a reference voltage [24].
Fig. 2.14 shows the block diagram of the wideband dynamic
voltage sensing mechanism. The voltage controlled oscillators
(VCO) transform the input voltage Vin into the time domain,
which is the frequency Tc. The top delay block generates a
delayed frequency Tup to compare against Tc with the top time
comparator to detect the voltage rising and generate an up event
when the voltage increases by a sensing resolution ∆v. If sensing
starts at V0, the voltage in the ith step of an up event can be
calculated as V0+ i∆v, if there is no down events happened [24],
The same thing happens in the bottom delay block and time
comparator. The only deference is that it detects the voltage
falling by comparing the delayed frequency Tdown against Tc
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Figure 2.14: Reference-free voltage sensing mechanism [24]









Figure 2.15: Voltage tracking [24]
Either an up event or a down event triggers the next round
of sensing by the feedback block until the system powers off,
which can be seen in Fig. 2.15. The input voltage Vin thus can
be calculated by counting the number of the events [24].
This voltage sensing technique can track or sense unstable
voltage without a reference voltage. However, there is a trade-off
between the resolution and power consumption. The resolution
depends on the value of ∆v. For higher resolution, a smaller ∆v
is needed, which increases the number of events. This means
more comparison are required and it consumes more power in
a result. If you want to decrease the power consumption, then
the resolution are sacrificed.
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Figure 2.16: Charge-to-Digital Conversion: (a) Charging process; (b)
Discharging process[60]
2.4.3 Summary of existing voltage sensing techniques
The above section introduced the reference-based/reference-free
voltage sensing techniques. Table. 2.4 concludes an overview
of different voltage sensing techniques in terms of power con-
sumption, voltage range, etc. based on other researchers’ review
on the existing voltage sensing techniques.
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2.5 charge to digital converter
A charge-to-digital converter (QDC) is used to convert the
amount of charge stored in a capacitor to a binary output code.
Fig. 2.16 shows a system overview of a charge-to-digital conver-
sion. A capacitor is used to transform an input voltage Vin into
a certain amount of energy contained in the form of a charge
stored on this capacitor. A QDC provides reliable conversion
of the stored energy to a binary code on the output [60]. This
is realized in two steps. Fig. 2.16(a) shows a first step, which
is the capacitor charging process. The sampling circuit turns
the switch S1 on and switch S2 off. The capacitor will then be
charged to Vin. In the second step shown in 2.16(b), after the
capacitor is fully charged, the switch S1 turns off and switch S1
turns on. This results in a capacitor discharging process. The
energy stored in the capacitor will then be converted to a binary
code by a QDC [60].
The code number depends on the charge stored in the capaci-
tance. As can be seen in Eq. 2.5 below [74, 10], different values of
C and V affect the amount of charge Q, in other words, changes
the output code. Hence a QDC can either be used as a CDC to
sense capacitance under a fixed input voltage, or be used as a
voltage sensor to sense voltage under a fixed input capacitance.
The detailed explanation will be found in chapter 3.1.
Q = C× V (2.5)
Where,
q is the stored charge in coulomb(C),
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c is the capacitance in farads(F),
v is the voltage cross the capacitor in volts(V).
Unlike a conventional CDC which needs an external power
supply to sense the capacitance, in a QDC system, the stored
energy from the capacitance is not wasted and can be used to








Figure 2.17: Ring oscillator powered by capacitor[59]
Figure 2.18: Ring oscillator discharging
Fig .2.17 shows a capacitor discharging through a ring oscilla-
tor. The ring oscillator is made of an odd number of inverters
to produce the oscillation [42]. In step one, the switch S1 is on
and S2 is off. The capacitor C is then be charged to the input
voltage Vin. After the capacitor is fully charged, the second step
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begins. The switch S1 turns off and S2 turns on. The voltage
Vsense on the capacitance starts to power the ring oscillator. The
ring oscillator powered by higher voltage produces higher oscil-
lation frequency. Thus, the oscillation frequency is high in the
beginning when Vsense is high. Then, every step of oscillation
draws some energy from the capacitor. As a result, Vsense be-
comes lower. Thus, oscillation frequency becomes lower. The
simulation results of the output oscillation is shown in Fig. 2.18.
It clearly shows that the oscillation draws the energy from the
capacitance, which decreases Vsense. In return, Vsense keeps de-
creasing and slowing the oscillation. In the end, the energy runs







Figure 2.19: Schematic of inverters
Fig. 2.19 shows the schematic of inverters in the ring oscillator.
An inverter includes a p-type metal-oxide-semiconductor (PMOS)
transistor, a n-type metal-oxide-semiconductor (NMOS) transistor
and a parasitic capacitor Cp. Fig. 2.20 shows the simplification of
charging and discharging process in an inverter. When the input
is low (i.e. logic ’0’), the PMOS is on and NMOS is off. The output
becomes high (i.e. logic ’1’) and Vsense charges Cp through PMOS.
In contrast, when the input is high (i.e. logic ’0’), the PMOS turns
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off and NMOS turns on. The output becomes low (i.e. logic ’0’)













Figure 2.20: Transistor switching
C C
C











Figure 2.21: The operation of the ring oscillator[82]
The operation of the ring oscillator with N inverters can be
explained in three stages shown in Fig.2.21. Stage 1 represents
the situation when C is just connected to the ring oscillator. In
this state, no switching action has been fired. In other words, no
charging or discharging action takes place. In this initial state,
the output of each odd numbered inverter is at logic ’1’, which
means (N+1)/2 of Cp are charged to the voltage level equal to
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that of C. The output of rest inverters is at logic ’0’ and their
corresponding Cp are empty. Stage 2 represents the state that
a switching occurs. The output of one of the odd numbered
inverter is supposed to switch from 1 to 0. Its corresponding
Cp is gradually discharged. The state of the remaining inverters
stays the same as in stage 1. No energy transfers from C in
this stage. In stage 3, the discharged Cp associated with the
next inverter which is supposed to switch from 0 to 1 begins to
receive charge from C. This is the only state that draws energy
from C [59]. These three stages keep repeating until the energy








t1 t2 t3 tn...
Figure 2.22: Vsense drop over time [59]
Fig. 2.22 shows the process of Vsense dropping over time.
Vsense represents the voltage across C. Hence, as explained be-
fore, Vsense drops only in stage 3 and tn is a function of Vsense.
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2.7 metastability filter
2.7.1 Definition of Metastability
In a digital circuit system, the digital signals should be either
logic ’0’ or ’1’ within certain voltage to operate the circuit cor-
rectly. In certain situations, it is possible for a signal to have
an equilibrium point with a voltage which is somewhere in
between those corresponding to logic ’0’ and logic ’1’. For in-
stance, if logic ’0’ corresponds to 0V and logic ’1’ corresponds
to 1V, a circuit may have an equilibrium at around 0.5V. The
state of a signal being in such an equilibrium point is known
as metastability because such equilibriums are not stable. The
metastability may cause loss of data. In the worst case scenario,
if a metastable output is continuously interpreted as random ’0’
or ’1’ by different subsequent logic stages, it may cause system
failure [47, 69, 15].
The metastability mostly happens in a flip flop or latch. When
the active edge of the clock and the transition of data signal
arrive at the same time (or sufficiently close) [7], the time dif-
ference between them becomes smaller than the clock setup
time tsu or hold time th of the signal. [15, 69]. The latching
circuit may fall into a non-logic ’0’ and non-logic ’1’ equilibrium,
which although unstable, would persist for an non-determinant
amount of time.
Take the operation of a D flip-flop as an example. Fig. 2.23
shows the symbol of a D flip-flop and the corresponding truth
table. The D flip-flop has two inputs which are signal ’D’ and
the clock ’CLK’. If the rising edge of ’CLK’ is not triggered, the
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Figure 2.23: D flip-flop and the truth table
output Q remains its previous state; If ’CLK’ becomes logic ’1’,


























Figure 2.24: Timing diagram of D flip-flop (a) Normal state; (b)
Metastable state
Fig. 2.24(a) shows the time diagram of a D flip-flop in a
normal state. Before the ’CLK’ rises, a certain time is needed
that the input ’D’ can not change. That time is called setup time,
tsu. The same, after ’CLK’ rises, another certain time is needed
during which the input ’D’ need to be stable as well. That time
is called hold time, th. In this case, tsu < t1 and t2 ; th < t3.
This makes sure that the D flip-flop can operate correctly and
outputs a stable ’Q’. However, Fig. 2.24(b) shows a metastable
state. In this scenario, sometimes the two inputs ’CLK’ and
’D’ are triggered almost at the same time, where tsu > t1 and
th > t3. The metastable state then may happen during transition.
The consequence is that the D flip-flop does not have enough
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time to stabilize the signal. The output ’Q’ becomes unstable,






Figure 2.25: Detailed timing diagram of metastable state [47]
Fig. 2.25 shows the metastable state happened in 2.24(b) in
detail. Assuming that ’Q’ is set to logic ’0’ initially and ’D’ just
becomes logic ’1’. When ’CLK’ is triggered and at the same time,
’D’ is becoming ’0’ again. ’Q’ should start rising but may get
stuck in the middle of logic levels because it detects the falling
of ’D’. Should ’Q’ keep rising to ’1’ or falling to ’0’? In fact, either
decision is correct. However, in this case, the D flip-flop becomes
unstable. During this time, ’Q’ may persist in the metastable
equilibrium of ’0.5’ for an non-determinant amount of time
before settling randomly either to ’0’ or ’1’. The time it takes
’Q’ to become a valid logic value is theoretically unbounded.
In this metastable state, ’Q’ inputs to the different subsequent
logic stages and may be interpreted as random ’0’ or ’1’. This
could cause operation errors of the circuit and eventually cause
system failure [47].









Figure 2.26: The mutual exclusion element [69]
Metastability is an obvious problem with MUTEX elements be-
cause these are designed for arbitrating asynchronously arriving
signals, for which ’conflicting signals arriving at the same time’
is a standard operation state. A MUTEX element therefore must
contain methods of resolving metastability. One way of doing
this is to add a metastability resolver or filter to a standard SR
latch, in the scheme shown in Fig. 2.26. ’Ra’ and Rb’ are input
signals with independent timing. ’Aa’ and ’Ab’ are the outputs
of the MUTEX. The NAND gate latch enables one input to block
the other. The task of the MUTEX is to pass ’Ra’ and Rb’ to their
corresponding outputs ’Aa’ and ’Ab’ in such a way that at most
one output is active at any given time. If one input arrives well
earlier than the other, the corresponding output is then granted
and the latter input signal is blocked until the first arrived signal
is de-asserted. When the two inputs arrive at the same time, the
circuit may fail to immediately resolve which one comes first,
leading to metastability. In this scenario, both ’X1’ and ’X2’ have
voltages about half way between those of Vdd and ground. The
metastability filter prevents these undefined values to propagate
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to the outputs. ’Aa’ and ’Ab’ are both kept low until ’X1’ and
’X2’ differ by more than a transistor threshold voltage in the
metastability filter [69]. Hence, the metastable state does not
propagate outside the MUTEX when it is happening and the
output only moves after metastability has settled.
2.8 summary
This chapter provides a background and literature review of ca-
pacitive and voltage sensing techniques. Capacitive sensors are
widely used in modern life. In a capacitive sensing system, the
CDCs are commonly used in capacitive sensing systems as sen-
sor interfaces. The ADC-based CDCs are reviewed briefly. These
CDCs require complex analogue circuits which increase design
complexities and power consumption. Several Frequency/Time-
based CDCs based on different methods including period mod-
ulation, pulse width modulation, frequency modulation and
iterative delay-chain discharge method are then summarized.
These CDCs are semi-digital or fully digital, which often con-
sume less power but the measurement time usually needs to be
improved. Moreover, the voltage sensing systems with/without
reference voltages are presented. The principles of the charge-to-
digital conversion system is summarized as well. The QDC does
not need external power supply and can be implemented as
either a capacitive sensor interface or a voltage sensor interface.
In addition, the operation of capacitor discharging through a
ring oscillator are explained. The process is in fact charging
and discharging the parasitic capacitors in the oscillator. Finally,
the issue of metastability is discussed. The metastability mostly
happens in a flip flop or latch and may cause system failure. A
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MUTEX element within a metastability filter inside makes sure
the metastable state does not propagate outside the MUTEX and
the output only moves after metastability has settled.
3
G E N E R A L T H E O RY A N D A L G O R I T H M
3.1 mathematical theory
This section shows the steps of improvement and simplification
from a RC discharging circuit to a fully digital QDC.







Figure 3.1: A simple RC discharging circuit
Fig. 3.1 shows a simple RC discharging circuit. It contains a
power source VHIGH, a sensed capacitor CSENSE, a load resistor
RL and two switches which control the charging and discharging
of CSENSE. First, the switch ’Precharge’ turns on while the switch
’Discharge’ is off. CSENSE is then charged gradually to the level of
VHIGH. Once it is fully charged, the switch ’Precharge’ turns off
and the switch ’Discharge’ turns on. CSENSE is then discharged
45
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gradually through RL. The discharging equation is shown below







V = IR,Q = CV (3.2)

































RC · eA (3.8)
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V = V0 · e−
t
RC (3.9)
Where V is the voltage across the capacitor and V0 is the initial
voltage.
Hence, in this specific case, we can have:




vsense is the voltage across CSENSE (V),
vhigh is the supply voltage (V),
e is Euler’s number equal to 2.718281828459,
t is the elapsed time since the removal of the supply voltage,
rc RC is the time constant of the RC discharging circuit.














Finally, we can get,
t
C
= −R× ln VSENSE
VHIGH
(3.13)
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= −R× const. (3.14)
Then we can see that for a capacitance discharging from a
fixed VHIGH to a fixed VLOW , the time it requires ’t’ is linear
to the value of C. As is shown in Fig. 3.2, after fully charge to














Figure 3.2: RC discharging time
3.1.2 RC load CDC
Fig. 3.3 shows a simple RC load based CDC. It contains an RC
discharging circuit, a comparator and a counter. The sensed













Figure 3.3: RC load QDC
capacitor CSENSE is charged by the power supply VHIGH when
the switch ’Precharge’ is on and switch ’Discharge’ is off. After
CSENSE is fully charged, the switch ’Precharge’ turns off and
switch ’Discharge’ turns on. CSENSE starts to discharged through
the load resistor RL. VSENSE is the voltage across CSENSE while
the discharge process. During CSENSE discharging, VSENSE is
compared with the reference voltage VLOW by a comparator and
the counter with a ring oscillator keeps generating a clock signal.
When VSENSE drops to the same level as VLOW , the comparator
pulses a signal VPLUSE. By counting the cycles of the clock signal
from the beginning to the time when VPLUSE triggers, we can
get a digital code DOUT . Fig. 3.4 shows the signal performance
during the discharging process. Thus,DOUT represents the value
of CSENSE. This is based on the fact that TPULSE, which is the
time taking for VSENSE to drop to VLOW , is proportional to the




































Figure 3.4: Signal performance during the discharging process [32]
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According to Eq. 3.19, we can say that TPULSE is proportional
to CSENSE. Hence, a larger CSENSE refers to a longer TPULSE, as
is shown in Fig. 3.5, where C1 and C2 are two sensed capacitors
and C1 < C2. C1 and C2 are both charged to VHIGH first and
discharges to VLOW . Thus, TPULSE1 < TPULSE2. This means Dout
of C1 is smaller than it of C2.
3.1.3 Ring oscillator load QDC
In Fig. 3.3, a ring oscillator is used to provide a clock signal to the
counter. In fact, this ring oscillator can also act as a discharge































Figure 3.6: RC load replaced by ring oscillator [32]
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circuit and thus can replace the load resistor. When using a
resistor as a load, VSENSE is only considering as a signal while
the energy in CSENSE is not used by the conversion circuit. By
replacing the load resistor with the ring oscillator, VSENSE can
act not only as a signal, but also as a voltage source of the ring
oscillator, and the energy in CSENSE is used by the conversion
process. In this way, it reduces the circuit complexity as well as
the power consumption. Fig. 3.6 shows the simplified circuit. As
can be seen, the load resister is removed and the ring oscillator
takes its place. The clock signal is generated by the ring oscillator
as an input to the comparator. The counter counts the output
of comparator instead of Clk. In the discharging process, The
output of each signal is shown in Fig. 3.7. As can be seen, VSENSE
drops step by step instead of a smooth dropping curve shown
in Fig. 3.4. This is because the parasitic capacitance is charging
and discharging in the inverters of the ring oscillator, which is
described in section 2.6 in the background chapter. The output
of the comparator keeps oscillating until VSENSE drops to VLOW .
By counting how many cycles there are, we can generate DOUT
by the counter.
3.1.3.1 Sensing Capacitance
Fig. 3.8 shows the capacitance to digital discharge process. At
step i, Qi will be CSENSE × Vi, and at step i+1, Qi+1 will be
CSENSE×Vi+1 + Cp×Vi+1 where Cp is the parasitic capacitance
of the circuit (i.e. the inverter chain) onto which the charge on
CSENSE is discharged.























Figure 3.7: Signal performance during the discharging process [32]
















Figure 3.8: Discharge process
As Qi=Qi+1, CSENSE × Vi = (CSENSE +Cp)× Vi+1, we can de-












We can then model the discharge process by using the equa-
tion:
VLOW = VHIGH(1− k)
n (3.22)
where n is the number of steps taken to discharge CSENSE
from the voltage VHIGH to VLOW .
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and, if nk«1, the above formula can be approximated as:
(1− k)n = 1−nk (3.24)
From Eq. 3.22, if we have VHIGH and VLOW fixed (i.e. const) by
the measurement method, we must have (1− k)n=const. Thus,










and thus n must be linearly proportional to CSENSE with fixed
VHIGH and VLOW . This means that with fixed VHIGH and VLOW ,
the value of n can be used to derive the value of tested capacitor
CSENSE.
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3.1.3.2 Sensing Voltage
Similarly, we can measure VHIGH under a known capacitance
value and reference voltage VLOW . Therefore, according to Eq.
3.22, we will have:
VLOW = VHIGHK
n (3.27)
Where n is the number of steps taken to discharge CSENSE,
K = CSENSECSENSE+Cp , and here K=1-k.
With constant VHIGH and VLOW , the discharge process deter-
mines the value of CSENSE. Similarly, if CSENSE is fixed, it can be
used to determine VHIGH. After n steps, VHIGH is discharged to








As a result, n is logarithmic with the sensed voltage (VHIGH).
This means that with a fixed capacitor and a fixed VLOW , n can
be used to derive VHIGH to form a voltage sensor.
3.1.4 Replacing VLOW in QDC
The next step is to simplify VLOW . [25] shows a solution by
using a time reference to create a delayed version of the clock
’Clk2’ from the ring oscillator (i.e VCO) and compares it with
the original clock ’Clk1’ from the oscillator, as is shown in Fig.
3.9. As is explained before, in a ring oscillator powered by a
voltage source, lower voltage generates slower frequency (i.e
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larger period). Hence when the time distance compared in the
time comparator between two ’Clk1’ and ’Clk2’ has reached a
certain value, a finish signal is triggered and stops the oscillation.
By counting the number of oscillation in the VCO , the counter
generates a N-bits code. This design compares the frequencies
instead of voltages because a time reference is easier to design
than a voltage reference. However, the time reference is designed
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Figure 3.9: Fast capacitance-to-digital converter with internal reference
[25]
A better solution is using an identical ring oscillator powered
by VLOW as a time reference, as shown in Fig. 3.10. A ClkSENSE
signal is generated from the upper ring oscillator during dis-
charging process, while a ClkLOW signal is generated from the
bottom ring oscillator. Instead of comparing VSENSE with VLOW
in a voltage comparator, the delay comparator compares the
delay of ClkSENSE with ClkLOW . When VSENSE is higher than
VLOW , ClkSENSE is faster than ClkLOW , which means it provides
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a smaller propagation delay. When VSENSE drops to VLOW , the
delays of ClkSENSE and ClkLOW become the same. The delay
comparator detects this and stops the the ’comparison’ signal.
By counting the number of cycles of ’comparison’ in the counter,
we can get a digital code DOUT . This circuit is now fully digital.
However, the two ring oscillators need to start oscillation at
the same time to make sure the delay comparator compares
the same edge of the two clocks. However, it may be hard to

















Figure 3.10: Time reference using inverter chain
3.1.5 The proposed design
The final version solves the problem in the last section by intro-
ducing a signal generator. As is shown in Fig. 3.11. A signal gen-
erator is added between the delay comparator and the counter.
This signal generator can provide a self-generated clock trig-
gered by a ’Start’ signal when the discharging process starts. The
two ring oscillators are replaced by two identical inverter chains.
The whole circuit is powered by VLOW to save power except the
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top inverter chain which is powered by VSENSE. Hence, a level
shifter is needed to convert the amplitude of ’Clk’ signal to the
level of VSENSE to drive the top inverter chain. The ’Level-up
Clk’ signal goes to both of the inverter chains and generates the
Signal(H) and Signal(L) respectively. These two signals are com-
pared by the delay comparator and triggers the signal generator
to generate an other pulse for the next event until their delays
become the same. The counter counts the number of oscillation





















Figure 3.11: The proposed QDC
3.2 summary
Figure 3.12: Iterative delay chain discharge method
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This section shows the steps of how the system is designed
from a simple RC discharging circuit to the proposed QDC.
In conclusion, the key method is comparing the delay of two
inverter chains powered by two different voltage sources. One
voltage source is set to a fixed low value as a reference, and the
other one is powered by a fully-charged capacitor with a higher
voltage initially.
The summarized iterative delay chain discharge method is
illustrated in fig. 3.12. Conceptually, a capacitor CSENSE, whose
charge is related to the physical parameter being measured, is
discharged to a pre-set reference voltage. And the number of
iterations of discharging is related to the initial charge.
Initially, the voltage across CSENSE, VSENSE, is charged to
VHIGH by the physical parameter. In each iteration, CSENSE is
discharged through an inverter chain powered by VSENSE, in
which a trigger signal passes through. At the same time, the
trigger signal also passes through another inverter chain pow-
ered by a reference voltage (VLOW) with the same number of
inverters. Signal(H) and Signal(L) are the outputs of the two
inverter chains respectively. The delays of the inverter chains
are related to their Vdds. The higher the Vdd, the smaller the
delay. The two delays can be compared to detect whether VSENSE
has been discharged to VLOW . If Signal(H) comes earlier than
Signal(L), VSENSE has not been discharged to VLOW . As a result,
more discharging is required. So, the counter is incremented by
1, the trigger signal is toggled, and another iteration of discharge
will be performed. Otherwise, the voltage of CSENSE has been
discharged to VLOW . The iterations stop, and the value of the
counter is used to represent the value of VHIGH and hence the
physical parameter being measured.
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When sensing the capacitance with fixed VHIGH, the number
of steps taken to discharge CSENSE from the voltage VHIGH to
VLOW is linearly proportional to CSENSE. When sensing the volt-
age with fixed CSENSE, the number of steps taken to discharge
CSENSE from the sensed voltage VHIGH to VLOW is logarithmic
with the VHIGH.
4
D E S I G N A N D I M P L E M E N TAT I O N
4.1 proposed solution
This chapter describes the asynchronous implementation in-
cluding the architecture of the proposed design with 6 blocks.
Then the detailed design of the QDC-based capacitance/voltage
sensor interface introduced in the previous chapter is shown
respectively including charging/discharging circuit, signal gen-
erator, event generator, event comparator, level shifter and event
counting mechanism. At last, the physical implementation is in-
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Figure 4.1: Asynchronous Implementation
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Fig. 4.1 shows the architecture of the proposed design to
achieve the sensing functions. The implementation includes 6
blocks: Charging/Discharging circuit, signal generator, event
generator, event comparator, level shifter and event counting
mechanism. In principle, a start signal triggers the signal gener-
ator to generate a Clk signal from the sensed quantity. The level
shifter converters the amplitude of Clk signal to a high voltage.
That converted Clk signal will be the input of the event genera-
tor as a trigger to produce two events. Those two generated ev
ents are compared in terms of occurrence orders, and based on
the comparison result, either the event counting is triggered or
the conversion is finished. Along with the Csense discharging
in charging/discharging circuit, VSENSE keeps dropping. The
above process will be repeated until the finish condition is ap-
proached. Eventually, the event counter outputs the number of
transitions of the Clk signal. The number of transitions, or the
output code, is related to the capacitance of the sensed capacitor
under fixed voltage level or the sensed voltage level under a
fixed capacitance.
4.2 detailed design of each block
4.2.1 Charging/Discharging Circuit
This charging/discharging circuit shown in 4.2 contains a power
source VHIGH, a sensed capacitor CSENSE and two switches for
charge and discharge CSENSE. Firstly, the switch ’Precharge’ is
on. Csense is then being charged by VHIGH. The switch ’Dis-
charge’ keeps off during the charging process to make sure no
voltage and current go across to the next section. After Csense is





Figure 4.2: Charging/Discharging Circuit
fully charged, the switch ’Precharge’ turns off, and the switch
’Discharge’ turns on. Then the sensing mechanism is started.





Figure 4.3: Operation of capacitor charging and discharging
Fig. 4.3 shows the operation of charging and discharging
Csense. The blue line is the charging process. After Csense is fully
charged to VHIGH, if the ’Start’ signal in the signal generator is
not triggered, it then assumes that sensing is not yet to start.
Hence, Csense keeps on the level of VHIGH. Once the ’Start’ signal
triggered, the inverter chain powered by VSENSE in the Event
Generator starts to oscillate, which draws the Energy on Csense.
As a result, Csense starts to discharge as is shown in the red line.
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4.2.2 Signal Generator
The inverter chains in the event generator can not provide oscilla-
tion by themselves. The reason we don’t use two ring oscillators
to generate oscillation in the event generator is that it will be
very hard to synchronize each other as they are powered inde-
pendently usually under different voltages, which are VSENSE
and VLOW . Hence, a signal generator is needed to trigger the







Figure 4.4: Schematic of the signal generator
Fig. 4.4 shows the schematic of the signal generator. ’Ab’ and
’Done’ are both coming from the event comparator. ’Ab’ is the
output signal from the MUTEX while ’Done’ is the output signal
from the C-element (The operation of ’Ab’ and ’Done’ will be
explained in section 4.2.4). The ’Start’ signal decides when to
start the ’Clk’ signal. ’Ab’ signal decides when to disable it
through the SR latch. There are three states in the operation of
the signal generator.
The first step is the initial state, where the ’Start’ signal equals
to logic ’0’. As can be seen in Fig. 4.5, if ’Start’=0, then the


















Figure 4.5: Initial state of the signal generator
output of the AND gate ’AND1’ must be logic ’0’, regardless of
the other input of it. In this case, the output of the AND gate
’AND2’ must be logic ’0’ as well for the same reason. The ’Clk’
then will not be triggered in any circumstance, which means no
oscillations are happening in the event generator for both two
inverter chains. In this case, the output of the SR latch are logic
’1’ and logic ’0’ respectively according to their inputs.
When ’Start’ signal is triggered to logic ’1’, the second step
starts. During this time, VSENSE is larger than VLOW . Hence, ’Ab’
is always logic ’0’. Fig. 4.6 shows the logic states of the signal
generator. In this case, the two inputs of ’AND2’ are always
logic ’1’. Hence, the output of ’Clk’ only depends on the ’Done’
signal based on the comparison results in the event comparator.
When VSENSE drops to the same voltage level of VLOW , ’Ab’
triggers to logic ’1’. The third stage starts shown in Fig. 4.7.
In this stage, the two outputs of the SR latch change to logic
’0’ and ’1’ based on their inputs. Hence, one of the inputs of
’AND2’ becomes logic ’0’, which disables the ’Clk’ signal. The





































Figure 4.7: State 3 of the signal generator
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two inverter chains in the event generator then stop oscillation
and the event comparator stops comparison until the round of
next sensing for a new VHIGH and CSENSE .
The timing diagram of the signal generator including all three
stages is shown in Fig. 4.8. It clearly shows that before stage
1, no signal is triggered. After the ’Start’ signal is triggered in
stage 2, the ’Clk’ signal keeps triggering until in stage 3, where





Stage 1 Stage 2 Stage 3
Figure 4.8: Timing diagram of the signal generator
4.2.3 Event Generator
The Event Generator shown in 4.9 contains two 16-stage inverter
chains. The upper inverter chain is powered by VSENSE and the
bottom one is powered by a reference voltage VLOW . The event
generator is triggered by a level-up Clk signal from the level
shifter (originally generated from the event generator). The two
inverter chains inside the signal generator generate two events
with different delays when VSENSE and VLOW are different.
Fig. 4.10 illustrates the outputs of the event generator at the
beginning, middle and ending states. The top square wave is
the output of the top inverter chain Signal(H), the bottom one is

























Figure 4.10: Output of event generator
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the output of the bottom inverter chain Signal(L). The delays of
these two inverter chains are related to their power supply. The
amplitude of Signal(H) keeps decreasing because the oscillation
itself draws the energy stored in CSENSE (i.e. VSENSE drops). In
the beginning, VSENSE is larger than VLOW . This means the prop-
agation delay of Signal(H) is smaller than of Signal(L). Hence,
Signal(H) comes earlier than Signal(L). The time difference be-
tween their rising edges, ∆t is large. Because VSENSE drops
gradually, ∆t, becomes smaller. When VSENSE eventually drops
to the same level of VLOW , their propagation delays become the
same, which means ∆t=0.
One way of tuning the precision vs. sensing delay and energy
consumption trade-off is through adjusting the sizes of the
upper and lower inverter chains in the event generator. In this
design, in order to give a fair comparison with the existing work











Figure 4.11: Schematic of event comparator
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Fig. 4.11 shows the schematic of the event comparator. The
event comparator only compares the two events in their rising
edges. A first clock signal ’Clk’ triggers the event generator.
Two events Signal(H) and Signal(L) are then generated by their
corresponding inverter chains, which arrive in the MUTEX in-
dependently after their respective delays. If Signal(H) comes
earlier than Signal(L), ’Ra’ wins the arbitration. Thus, ’Aa’ be-
comes high. This updates the SR latch below the MUTEX to block
’Rb’ to remove any potential glitches. After updating, Signal(L)
comes to raise the ’Done’ signal by using a C-element. The truth
table of C-element is shown in Fig. 4.1. When two inputs of the
C-element are both logic ’0’, it outputs ’0’. When both inputs are
logic ’1’, it outputs ’1’. Otherwise, it keeps the previous output
value [69]. During this state, ’Ab’ is low, the ’Clk’ signal only
depends on the ’Done’ signal. Hence, ’Clk’ falls (’Done’ goes
through an inverter). This makes sure that both inverter chains
have completed their run before the ’Clk’ falling. The low ’Clk’
signal passes through the event generator, and Signal(H) and
Signal(L) become low. During this time, both ’Ra’ and ’Rb’ are
low and hence ’Aa’ is withdrawn to low, and ’Done’ becomes
low. Again, the three NOR gates are used to realize the control of
this mechanism. As a result, ’Clk’ then goes up again. The above
process repeats until Signal(L) comes earlier than Signal(H). In
this scenario, Ab becomes high. As discussed in section 4.2.2
before, it stops ’Clk’ signal until the next round of sensing for a
new VHIGH or CSENSE.
As Signal(H) and Signal(L) are two independent events in
time, metastability may happen when they are very close to
each other and to be compared during the end of sensing. The
MUTEX may take some time to decide which event ’wins’ the
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comparison. The comparator does not issue a valid result un-
til it has resolved any metastability inside, making sure that
its output signal can only take the values of logic ’0’ or ’1’ se-
curely and no non-deterministic middle value can be sent out.
In other words, the value of the comparison is always correct
with or without metastability, which could only cause a non-
deterministic delay in the worst case. This delay is tolerable
as the entire sensing system is asynchronous and metastability







Figure 4.12: Timing diagram of event comparator
Fig. 4.12 shows the simulation results of the event comparator
timing diagram. The simulation is based on UMC 90nm CMOS
technology. VHIGH is set to 550mV, VLOW is set to 450mV and
CSENSE is 50pF to present a short and clear operation of the
event comparator in a complete timing diagram. As can be
seen, a first rising edge of ’Clk’ signal triggers Signal(H) and
Signal(L). When the voltage VHIGH powering the upper inverter
chain is higher than the reference voltage VLOW , which powers
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the bottom inverter chain, i.e Signal(H) is faster than Signal(L),
’Aa’ keeps oscillating, as well as ’Done’ and ’Clk’. The ’Clk’
signal keeps going up and down as an oscillator to trigger
each round of Signal(H) and Signal(L) as described before. In
the end, VHIGH becomes equal to or smaller than VLOW , i.e
Signal(L) comes at the same time as or earlier than Signal(H).
The last comparison of Signal(H) and Signal(L) in the rising
edge stops ’Aa’ and triggers ’Ab’ from logic ’0’ to ’1’. Thus,
’Done’ is disabled and thus the signal generator stops ’Clk’. The
comparison of Signal(H) and Signal(L) is then finished.
4.2.5 Level shifter
The voltage level of logic ’1’ in Clk signal coming from the signal
generator is VLOW . It can not directly drive the upper inverter
chain powered by a higher voltage VSENSE. Hence, a level shifter
is required.
A level shifter is commonly used in digital circuits. It solves
the problem that how to drive a higher voltage logic circuit from
a lower voltage logic circuit without changing the logic value
[29]. In this design, the level shifter takes a given Clk signal
on the voltage level of VLOW logic side, and converts it to the
appropriate voltage (VSENSE) but still keeps the same logic value
as an input to drive the event generator’s upper inverter chain.
In other words, the digital logics keep the same before and after
level shifting. However, the voltage level on logic ’1’ changes
from VLOW to VSENSE after level shifting.
Fig. 4.13 shows the schematic of the level shifter. MP1 and
MP2 are two PMOS transistors. MN1 and MN2 are two NMOS
transistors. Two buffers are used to enhance the input signal Clk











Figure 4.13: Schematic of the level shifter
and output signal OUT1. An inverter powered by VLOW is used
to make sure MN1 and MN2 have inverse inputs.
Fig. 4.14 shows the operation of the level shifter when the
input Clk signal is at logic ’0’. In this scenario, MN1 and MP2 are
off, while MP1 and MN2 are on. Hence the output signal OUT1


















Figure 4.14: When Clk signal is at logic ’0’
Fig. 4.15 shows the operation of the level shifter when the
input Clk signal is at logic ’1’. In this scenario, MN1 and MP2
are on, while MP1 and MN2 are off. Hence VSENSE goes through
MP2 which leads the output signalOUT1 becoming logic ’1’ with
the voltage level of VSENSE.


























Figure 4.16: The operation of the level shifter
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The operation of the level shifter is shown in Fig. 4.16, where
(a) is the input signal (Clk) and (b) is the output signal after level
shifting. The voltage level of logic’1’ transforms from VLOW into
VSENSE with small propagation delays. However, the logic of ’0’
and ’1’ still keep the same.
Since the upper inverter chain in the event generator is the
only circuit which requires the supply voltage VSENSE, by using
the level shifter, the rest of the circuit can still work on VLOW
to save the power without affecting the operation in the event
generator.
4.2.6 Event counter mechanism
A 20-bit counter (same number of bits as [32]) is built to count
the number of transitions of the Clk signal. Fig. 4.17 shows the
schematic of the 20-bit counter. The JK flip flops are triggered
by the Clk signal from the signal generator and each of them
is connected with an AND gate. The J and K are tied together.
The generated Q represents the binary code Dout. VLOW is the
input of J and K in the first flip flop. For the rest 19 flip flops,
the output of the previous AND gate becomes the input of J and
K. The principle of the circuit is that for n=0 to 19, the frequency
of Dout < n > is (1/2)n+1 of the Clk signal.
The timing diagram of the counting mechanism is shown in
Fig. 4.18. Dout < 0 > is triggered when detecting the first rising
edge of the Clk signal. According to the principle of the JK flip
flop, the frequency of Dout < 0 > signal is half of the Clk signal.
Dout < 1 > is triggered at the first falling edge of Dout < 0 >
and the frequency of Dout < 1 > signal is half of the Dout < 0 >.
The following Douts obey this rule until the counter counts the







































Figure 4.17: schematic of the counter
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whole number of transitions of the Clk signal. This figure also
shows two examples of counting a certain number (5 and 16) of



























Figure 4.18: Timing diagram of the counter
Table. 4.2 shows the truth table of the counter. The Clk transi-
tions are decimal numbers while the rest are binary numbers.
This counter can count up to 220 of Clk transitions.
Table 4.2: Truth table of the 20 bit counter
Clk transitions Dout < 19 > ... Dout < 2 > Dout < 1 > Dout < 0 >
0 0 0 0 0 0
1 0 0 0 0 1
2 0 0 0 1 0
3 0 0 0 1 1
4 0 0 1 0 0
... ... ... ... ... ...
220 − 1 1 1 1 1 0
220 1 1 1 1 1














































































































































Figure 4.19: complete design
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4.3 physical implementation
Fig. 4.19 shows the complete schematic of the QDC with six
different parts implemented. The QDC designed in this chapter
was fabricated at a 350nm AMS technology in a pin grid array
(PGA) package shown in Fig. 4.20 covering an area of 1000µm
by 996.45µm including the bonding pads. It contains three parts.
The core circuit (173.2µm by 27.8µm without pads) includes the
event generator, event comparator, signal generator and level
shifter. The 20-bit counter (704.6µm by 27.8µm without pads)
counts the number of transitions of the clock signal from the
main circuit. There is also a 100 pF on-chip capacitor (892.9µm
by 131µm without pads) built inside to test the circuit. It is not
directly connected to the main circuit so an off-chip capacitor
can also be tested. The design is laid out in two power supplies
i.e one for the upper invert chain in the event generator (VDDS)
and one for the rest of blocks in the QDC (VDD). The physical
layout of the QDC and its verifications including Layout verse
schematic (LVS) and Design Rule Check (DRC) were performed
using analogue tool called Cadence Virtuoso.
4.4 summary
This chapter shows the implementation of the proposed design
and the detailed circuit of each block. The charging/discharging
circuit is used to initially charge and discharge CSENSE. The level
shifter converts the clock signal to a desired voltage level with
the same logic. The signal generator triggers and stops the clock.
The event generator generates produces two events and the
































Figure 4.20: complete design. The design is implemented in a 350nm
process and covers an area of 1000µm by 996.45µm. The
QDC consists of the charging/discharging circuit, event
generator, event comparator, signal generator and level
shifter.
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counts the number of steps taken to discharge CSENSE from the
voltage VHIGH to VLOW . In the end, the layout of the designed
QDC with all the circuits implemented including a core circuit, a
20-bit counter and a 100pF on-chip capacitor is provided.
5
E X P E R I M E N TA L R E S U LT S A N D VA L I D AT I O N S
This chapter shows both of the simulation and chip results of
the designed QDC. The simulation results include the output
codes, response time, power consumption and Energy usage
with the comparison to the existing work. The chips results part
firstly introduce the general set-up of the test platform including
the fabricated chip, PCB design, PGA socket and the equipment
of testing. Then it shows the analysis of experimental results of
the tested chip.
5.1 simulation results
The simulation results are based on UMC 90nm CMOS technol-
ogy. Fig. 5.1 shows a simulation result of the design. VHIGH is set
to 1V, which means that VSENSE is 1V at the beginning, VLOW is
set to 0.45V and CSENSE=50pF. These parameters are only used
to show the concept of the proposed mechanism as an example.
For sensing, only one of VHIGH and CSENSE will be fixed.
The rising of the ’Start’ signal triggers the discharging of
VSENSE and the ’Clk’ signal starts to be generated. When VSENSE
drops to VLOW , the delay of the inverter chain powered by
VSENSE catches up with the delay of the other inverter chain
powered by VLOW . After that, Ab will be generated to high and
the ’Clk’ stops oscillating. Then the 20-bit counter outputs the
total amount of Clk rising signals, when VSENSE > VLOW .
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Figure 5.1: Simulation Results
5.1.1 Output codes for sensing capacitance

























Output Code for different Vhigh
Figure 5.2: Simulation Results
After this initial demonstration, experiments have been done
to characterize the design as a capacitance sensor as shown in
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Fig. 5.2. Here, different VHIGH values are used from 0.5V to 1V,
shown in different colours in the figure, and VLOW is set to 0.45V.
These experiments produced a relationship between the output
code and CSENSE given any valid VHIGH value. For example, set
VHIGH=0.8V, with VLOW=0.45V. If output code = 232, then we
can say that CSENSE = 50pF and if output code = 2306, then we
can derive that CSENSE = 500pF. As can be seen from Fig. 5.2, the
output codes under the same VHIGH for different capacitance
values are linear as is discussed in Section 3.1.3.1. For each
value of VHIGH, we can determine a specific formula for the
output code to CSENSE relationship. This means that for a fixed
VLOW , if we know the output codes and VHIGH, we will be able
to calculate the value of the capacitance. The value of VHIGH
can be used to tune the sensing precision vs. speed and energy
trade-off. The higher VHIGH is, the higher the sensing precision
is, at the cost of longer sensing time and greater sensing energy
consumption. This is because for the same CSENSE, charging to a
higher voltage needs more energy and leads to the discharging
process taking longer,which will be shown in Section 5.1.4.
5.1.2 Output codes for sensing voltage
Fig. 5.3 shows another set of experiments to characterize the de-
sign as a voltage sensor. Here several fixed values of capacitors
are used. For example, in Fig. 5.3, different colours of lines rep-
resent different CSENSE values, from 25pF to 500pF. VLOW is set
to 0.45V again. When setting CSENSE = 500pF, with VLOW=0.45V,
if output code = 1664, then we can find that VHIGH = 0.6V and
if output code = 2306, then we can derive that VHIGH = 0.8V.
As can be seen from Fig. 5.3, with any fixed CSENSE value, the
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Figure 5.3: Simulation Results
output codes have a logarithmic relationship with VHIGH values
as is discussed in Section 3.1.3.2. For each value of CSENSE, we
can determine the specific formula for the relationship between
output code and VHIGH. Then, if we know the output codes and
VLOW , we will be able to calculate VHIGH, similar to when the
design is used for capacitance sensing. Also similarly, the value
of CSENSE can be used to tune the sensing precision vs. response
time and energy trade-off. The higher of the value of the fixed
CSENSE, the higher the precision of the measurement is, at the
cost of longer sensing time and greater sensing energy. This is
because using the same VHIGH to charge a larger CSENSE takes
greater energy, leading to a longer discharging process.
5.1.3 Overall performance for QDC
Fig. 5.4 shows a 3D overall performance of the design in terms
of different VHIGH (with the range from 0.5V to 1V), CSENSE
(with the range from 50pF to 500pF) and the resulting output
codes when VLOW is set to 0.45V. It shows that when sensing
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capacitance or voltage, for a higher VHIGH and higher CSENSE,
more output codes are generated.
Figure 5.4: Overall Performance
5.1.4 Performance comparison
The characterization experiments demonstrated the viability of
this design for its two intended uses. Next this design is com-
pared with existing work [32] for performance metrics including
output codes, response time, average power and energy usage
per sensing round. In this comparison, VLOW is set to 0.45V
and CSENSE is set to 50 pF. VHIGH varies from 0.5V to 1V. Fig.
5.5 shows the comparison of these performance metrics, which
are all based on the UMC 90nm CMOS technology simulation
results.
Fig. 5.5(a) shows the comparison of output codes. The output
codes of this work and [32] are almost the same. However, as
discussed in chapter 2, the design in [32] may have the problem
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Figure 5.5: Simulation Results
of metastability which affects the resolution while this work
aviods this problem.
Fig. 5.5(b) shows the comparison of response time. In this
work, the response time means the time from the triggering of
’Start’ signal to the going up of ’Ab’ signal, while in [32], the
’Finish’ Signal falling indicates that. On average, the discharging
time from VHIGH to VLOW of CSENSE in this work is 12.8% faster
than [32].
Fig. 5.5(c) shows the comparison of power consumption. In
general, more power is consumed when VHIGH is greater. The
average power consumption of this work is about 24.7% lower
than [32].
The comparison data presented in this section is generated
with all sensors having been tuned to provide exactly the same
precision, in order that the circuit size, response time and energy
comparisons are fair.
Finally, Fig. 5.5(d) shows the comparison of total energy used
per round of sensing. In general, more energy is used when
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VHIGH is greater as well. The average energy usage of this work
is about 32.7% lower than [32].
Number of gates in [32] Number of gates in this work
Difference
core counter total core counter total
Inv. 63 104 167 43 19 62 63%
Buf. 4 0 4 2 0 2 50%
P. Trans 2 0 2 2 0 2 0
Trans Ga 1 0 1 1 0 1 0
Nand2 25 52 77 18 19 37 53%
Nand3 4 0 4 2 0 2 50%
LS 3 0 3 1 0 1 66%
Flip-Flop 0 52 52 0 20 20 62%
Total 310 126 59%
Figure 5.6: Implementation size comparison
Another way of tuning the precision vs. sensing delay and
energy consumption trade-off is through adjusting the sizes of
the upper and lower inverter chains in the event generator. The
comparison data presented in this chapter is generated with all
sensors having been tuned to provide exactly the same preci-
sion, in order that the circuit size, response time and energy
comparisons are fair. Given the target of biomedical, environ-
mental and mobile applications, the complexity of the solution
is also an important metric. In general, the fewer transistors
used, the lower the system unit price, and the faster a system
will perform consuming less power and energy. Fig. 5.6 shows
the comparison in terms of the number of gates and flip flops
used between this work and [32]. In total, the design in [32] used
258 gates and 52 flip-flops. In this work, the circuits contain 106
gates, which is 59% fewer and 20 flipflops, which is 62% fewer.




Fig. 5.7 shows the micrograph of the tested chip based on 350nm
AMS technology. It covers an total area of 0.996mm2 with the
bonding pads, 0.048mm2 of which is covered by the core circuit,
0.116mm2 by the 100pF on-chip capacitor and 0.05mm2 by the
20-bit counter. The chip was packaged in 100-pin PGA package.
Core circuit
On-chip capacitor
     (100 pF )
20-bit counter
Figure 5.7: Test Chip Micrograph
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5.2.1.2 Printed Circuit Board and PGA sockets
A customized single layer PCB with the dimension of 9.2cm by
6.38cm was designed and fabricated for testing the chip to make
sure all the inputs and outputs of the chip have corresponding
connection points on the board. Fig. 5.8 shows the layout of the
designed PCB. In addition, A 169 contacts PGA socket shown
in Fig. 5.9 is also needed to connect the chip with the PCB. The
PGA contacts inside the socket and the PCB are soldered together
instead of directly soldering the pins on the tested chip with the
PCB. Hence, it is easy to detach the chip from the PCB for other
purpose of use. Fig. 5.10 shows the tested chip on the PCB with
the PGA socket in between.
Figure 5.8: Test PCB layout
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Figure 5.9: 169 Contacts PGA Socket
Figure 5.10: final chip
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5.2.1.3 Equipment
Figure 5.11: Picture of the test setup
Fig. 5.11 shows the equipment used to test the chip. The
PCB is connected to a power supply source (Keysight E3631A)
and a digital storage oscilloscope (Agilent Technologies DSO-
X 2014A). The Keysight E3631A power supply provides two
voltage outputs. One for charging the sensed capacitance and
one for powering the chip. The Agilent Technologies DSO-X
2014A Mixed Signal Oscilloscope shows the resulting waveform
of the output signals generated by the chip.
5.2.2 Test Result
Fig. 5.12 and Fig. 5.13 show the operations of the QDC under
different values of capacitances. In Fig. 5.12, VHIGH is set to 2.5V,
VLOW is set to 1.5V and an off-chip capacitor CSENSE is set to
10µF. The result shows that Signal(H) starts to drop from 1.7V,





















Figure 5.13: Chip performance with a 100nF capacitor
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until the voltage exactly equals to Signal(L), which is 0.825V.
Once the delay of Signal(H) and Signal(L) become the same, ’Ab’
triggers from logic ’0’ to logic ’1’. The discharging time is 485ms.
Compared with Fig. 5.12, Fig. 5.13 shows the operation under
a 100nF off-chip capacitor and the rest setup remains the same.
As can be seen, the obvious difference is that the discharging
time decreases to 1.8ms with less iteration for both Signal(H)
and Signal(L). In other words, for discharging a capacitor from
one value to another value in the QDC, the smaller the capacitor














Figure 5.15: Zoom-in signals when VSENSE drops to 1.51V
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Fig. 5.14 and Fig. 5.15 show the zoom-in signals during the
operation in Fig. 5.12. Fig. 5.14 shows when VSENSE drops to
around 1.8V. In this scenario, Signal(H) comes earlier than Sig-
nal(L) with a higher peak amplitude. Fig. 5.14 shows when
VSENSE drops to around 1.51V. In this scenario, Signal(H) still
comes earlier than Signal(L) with a higher peak amplitude but










Figure 5.16: Chip performance with the ’CLK’ signal
The on-chip 100pF capacitor test did not show the sufficient
result. By analysing the performance of the off-chip capacitor
test, the cause may be the malfunction of the level-shifter for
two reasons. Firstly, The level-shifter drains some power from
CSENSE. In 90nm technology, the power consumption for level-
shifter is tolerable and the upper inverter chain in the event
generator drains most of the energy from CSENSE. However, in
the 350nm technology chip, for testing a 100pF on-chip capac-
itor, which stores relatively small charge in CSENSE (Q=CV),
the level-shifter consumes most of the energy from CSENSE. In
this scenario, CSENSE provides limited energy to drive the up-
per inverter chain. The discharging of CSENSE is then not slow
enough to generate a code. Hence, it is impossible to test with
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the on-chip capacitor. Secondly, the level-shifter may not work
as expected to drive the ’CLK’ signal to the required voltage.
That may be why in Fig .5.16 (same setup as in Fig. 5.12), the off-
chip capacitor test shows that the peak values of Signal(H) and
Signal(L) are lower than expected. The peak value of Signal(H)
should be the same value as VSENSE and the peak value of Sig-
nal(L) should be 1.5V. Meanwhile, the peak value of ’CLK’ signal
(before inputting to the level shifter) is 1.2V which performs
better than Signal(H) and Signal(L).
Testing with an off-chip capacitor inevitably is less ideal com-
pared with testing with an on-chip one. Other additional issues
include losses across off-chip wires and chip interfaces. How-
ever, qualitatively, the chip results still show the correct trends
of the signals. Signal(H) and Signal(L) do stop oscillation once
their delay become the same, i.e. VSENSE=VLOW , by triggering
the signal ’Ab’.
5.3 summary
This Chapter firstly showed the simulation results of the QDC
and the output codes when it is sensing capacitance and volt-
age. Compared with [32], it saves 25% and 33% on power and
energy consumption respectively. The use of number of gates
is also reduced 57% which means the new method has a less
system complexity. The fabricated chip is also showed in this
chapter as well as its performance. Unfortunately, the on-chip
capacitor test did not show the sufficient result possibility due
to the malfunction of the level-shifter which will be redesigned
and improved in the future. However, qualitatively, the off-chip
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capacitor testing results shows the correct trends during the
operation of sensing.
6
C O N C L U S I O N S A N D F U T U R E W O R K
6.1 summary and conclusion
In this thesis an all-digital QDC was proposed as a sensor inter-
face for sensing capacitance and voltage. Compared to a CDC
which uses the sensed capacitance value as a simple signal, a
QDC is used to convert the amount of charge stored in a capaci-
tor to a binary output code. The stored energy can also be used
as a part of power supply for the circuit which saves the power.
Chapter 3 discusses the design steps from an RC load CDC
to the proposed digital solution. The general theory of capac-
itance/voltage to digital conversion through discharging for
sensing both capacitance and voltage is presented in this chap-
ter as well. For capacitive sensing, it achieves linearity between
the output codes and the sensed capacitance value. For voltage
sensing, the output codes are related to the sensed voltage value
logarithmically, which displays a variable precision across the
sensing voltage range.
Chapter 4 shows the detailed implementation of the proposed
QDC with an asynchronous solution. It compares the propa-
gation delay of two inverter chains separately powered by a
charged capacitance and a reference voltage by an event com-
parator. Different from other existing digital CDCs, this design
introduces a new detection mechanism in the event comparator
which directly detects a charged capacitance discharging to a
100
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reference voltage without using extra delays. This removes the
need for any extra correction. As a result, in this solution, all
possible metastability is restricted to one point. The MUTEX in-
side the event comparator is used to filter out any propagation
of possible metastability at this one point. By doing this, the
system complexity is reduced.
Chapter 5 presents the simulation results of the design which
proved the theory discussed in Chapter 3. The new method
has less than half the circuit size, and 25% and 33% savings on
power and energy consumption with less response time and
system complexity compared with the state of art benchmark.
Besides, the system performance is not affected. A test chip was
fabricated in a 350nm AMS technology consisting of the QDC.
The chip results shows the correct trends during the operation
of sensing.
6.2 future work
Although there are many advantages of the presented research,
there are still some aspects needed to be improved. For exam-
ple, the charging and discharging are manually controlled so
noise might appear during the moment the circuit starting to
discharge. The wire resistance is not fully considered as well.
These needs to be discovered in the future.
Moreover, many further research topics can be explored based
on the proposed theory and architectures in this thesis. Some
recommendations for the future work are presented below.
Due to the fact that the test chip was fabricated on a 350nm
AMS technology, it requires a higher supply voltage. As a result,
the overall power consumption was not low. The level-shifter
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should be improved to provide a better performance. A fabri-
cation of the design in a lower geometry could bring a better
system performance.
The QDC as a sensor interface is a core part of the sensor.
In the next step, a complete sensing system may be designed
with the proposed QDC implemented, i.e. a dual use sensor for
capacitive and voltage sensing. Moreover, this is a one channel
QDC. In future, it would be desirable to design a multi-channel
sensing system as in many sensing environments, more than
one channel is needed to sense different targets at one time.
This work opens up exciting new opportunities of research in
related areas. For example, the wearable/implantable wireless
sensor system is challenging due to the total system power/en-
ergy budget. These types of sensor measure various physical
quantities which may based on the capacitance values. Another
application is EH systems, voltage levels are monitored during
energy accumulation. One hot trend for EH systems is battery-
less where low power consumption is very important. Our QDC
may be a potential candidate for it.






S C H E M AT I C O F T H E D E S I G N S
Figure A.1: Schematic of QDC design in 90nm technology
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Figure A.2: Schematic of QDC design in 350nm technology
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Figure A.3: Schematic of blocks for the core circuit in 350nm technol-
ogy
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